





#### Power, Heat, Reliability: A 3D Physical Design Perspective

Dr. Aida Todri-Sanial CNRS-LIRMM/University of Montpellier



### Introduction

#### ☐ Affiliations:

- Research Scientist, CNRS-LIRMM, France
  - Group leader: Integration and Design of Energy Aware Integrated Circuits (IDEA)
- Visiting Research Fellow, Cambridge Graphene Center, University of Cambridge, UK

#### **Research Interest:**

- Modeling and simulation of nanoscale devices & interconnects
- Emerging integrated circuits and system technologies
  - □ Advanced CMOS (<10nm) and beyond (graphene, carbon nanotubes, spintronics, etc.)
  - □ 1D and 2D materials
  - □ TSV-based 3D and monolithic 3D integration
- Biomedical sensors, wearable and implantable devices for health



CNRS-LIRMM/ University of Montpellier

Imec and EVG have demonstrated  $1.8 \mu m$  pitch overlay accuracy for wafer-to-wafer bonding.



**ISSCC 2017** 

Wafer-to-wafer bonding is a promising technique for enabling high-density integration of future ICs through 3D integration.

D43D Workshop

#### ISSCC 2017 (Feb 7<sup>th</sup>, 2017): Intels's Stratix X FPGA



55 micron micro-bumps and 100+ micron flip-chip bumps to support up to 24 transceiver channels with 96 I/Os each. They deliver 2 Gbits/second/pin at 1.2 pJ/bit/die using a proprietary protocol.

#### ISSCC 2017: Toshiba and Western Digital **first-ever 512 gigabit 64-layer 3D NAND Flash chip**



# ISSCC 2017: Sony announces the first three-layer stacked image sensor





#### 2017 Symposia on VLSI Technology and Circuits

#### T6-4 - 9:45

First Demonstration of 3D SRAM Through 3D Monolithic Integration of InGaAs n-FinFETs on FDSOI Si CMOS with Inter-Layer Contacts, V. Deshpande\*, H. Hahn\*, E. O'Connor\*, Y. Baumgartner\*, M. Sousa\*, D. Caimi\*, H. Boutry\*\*, J. Widiez\*\*, L. Brévard\*\*, C. Le Royer\*\*, M. Vinet\*\*, J. Fompeyrine\* and L. Czornomaz\*, \*IBM Research, Switzerland and \*\*CEA-LETI, France

We demonstrate, for the first time, the 3D Monolithic (3DM) integration of In0.53GaAs nFETs on FDSOI Si CMOS featuring short-channel Replacement Metal Gate (RMG) InGaAs n-FinFETs on the top layer and Gate-First Si CMOS on the bottom layer with TiN/W inter-layer contacts. State-of-the-art device integration is achieved with the top layer InGaAs utilizing raised source drain (RSD) and the bottom layer CMOS having Si RSD for nFETs, SiGe RSD for pFETs, implants, silicide and TiN/W plug contacts. The top layer InGaAs n-FinFETs are scaled down to  $L_g$  =25 nm and both the Si nFETs and pFETs in the bottom layer are scaled down to  $L_g$  ~15 nm. Finally, utilizing the inter-layer contacts, we demonstrate a densely integrated 3D 6T-SRAM circuit with InGaAs nFETs stacked on top of Si pFETs showing considerable area reduction with respect to a 2D layout.

#### T17-3 - 16:50

**Key Process Steps for High Performance and Reliable 3D Sequential Integration,** C.-M. V. Lu<sup>\*,\*\*</sup>, F. Deprat<sup>\*</sup>, C. Fenouillet-Beranger<sup>\*</sup>, P. Batude<sup>\*</sup>, X. Garros<sup>\*</sup>, A. Tsiara<sup>\*</sup>, C. Leroux<sup>\*</sup>, R. Gassilloud<sup>\*</sup>, D. Nouguier<sup>\*\*</sup>, D. Ney<sup>\*\*</sup>, X. Federspiel<sup>\*\*</sup>, P. Besombes<sup>\*</sup>, A. Toffoli<sup>\*</sup>, G. Romano<sup>\*\*,\*</sup>, N. Rambal<sup>\*</sup>, V. Delaye<sup>\*</sup>, D. Barge<sup>\*\*</sup>, M.-P. Samson<sup>\*\*,\*</sup>, B. Previtali<sup>\*</sup>, C. Tabone<sup>\*</sup>, L. Pasini<sup>\*\*,\*</sup>, L. Brunet<sup>\*</sup>, F. Andrieu<sup>\*</sup>, J. Micoud<sup>\*</sup>, T. Skotnicki<sup>\*\*</sup> and M. Vinet<sup>\*</sup>, \*CEA-LETI and \*\*STMicroelectronics, France

This work provides breakthroughs in key technological modules for high performance and reliable 3D Sequential Integration with intermediate BEOL (iBEOL) in-between tiers. We demonstrate that (i) a high-quality solid phase epitaxy process is possible at 500°C, (ii) TiN native oxide removal prior to poly deposition leads to an improvement in gate stack reliability below 525°C and (iii) state-of-the-art SiOCH ULK in iBEOL is reliable up to 550°C 5h with W metal lines. A process integration is thus proposed to match the process windows of bottom layers (bottom FET and iBEOL) stability and top devices performance and reliability, opening perspectives for a wide range of applications and technologies using 3D Sequential Integration.

Table 1: Device architecture and ground rules roadmap for logic device technologies. PxxMxx notation refers to Pxx: contacted poly pitch and Mxx: metalx pitch in nm. This shows the technology capability. On top of pitch scaling there are other elements such as cell height, vertical integration, fin depopulation, DTCO contructs, etc define the target area scaling (gates/mm2).

YEAR OF PRODUCTION	2015	2017	2019	2021	2024	2027	2030	IRDS Roport
Logic device technology naming	P70M56	P54M36	P42M24	P32M20	P24M12G1	P24M12G2	P24M12G3	
Logic industry "Node Range" Labeling (nm)	"16/14"	"11/10"	"8/7"	"6/5"	"4/3"	"3/2.5"	"2/1.5"	March 2017
Logic device structure options	finfet FDSOI	finfet FDSOI	finfet Lgaa	finfet LGAA VGAA	VGAA, M3D	VGAA, M3D	VGAA, M3D	
	FDSCI	Paret Fosol	Lateral Nanowire	Vertical Nanowire	Vertical Accounts	Vertical Research	Vertical Norosofte	
LOGIC DEVICE GROUND RULES								
MPU/SoC Metalx 1/2 Pitch (nm)[1,2]	28.0	18.0	12.0	10.0	6.0	6.0	6,0	
MPU/SoC Metal0/1 1/2 Pitch (nm)	28.0	18.0	12.0	10.0	6.0	6.0	6.0	
Contacted poly half pitch (nm)	35.0	24.0	21.0	16.0	12.0	12.0	12.0	
L <sub>g</sub> : Physical Gate Length for HP Logic (nm) [3]	24	18	14	10	10	10	10	
L <sub>g</sub> : Physical Gate Length for LP Logic (nm)	26	20	16	12	12	12	12	
Channel overlap ratio - two-sided	0.80	0.80	0.80	0.80	0.80	0.80	0.80	1
Spacer width (nm)	12	8	6	5	4	-4	4	
Contact CD (nm) - finFET, LGAA	22	14	16	12	11	11	11	
Device architecture key ground rules				J				1
FinFET Fin Half-pitch (new) =0.75 or 1.0 M0/MI (nm)	21.0	18.0	12.0	1				1
FinFET Fin Width (nm)	8.0	6.0	6.0					1
FinFET Fin Height (nm)	42.0	42.0	42.0					1
Footprint drive efficiency - finFET	2.19	2.50	3.75	1				1
Lateral GAA Lateral Half-pitch (nm)			12.0	10.0				1
Lateral GAA Vertical Half-pitch (nm)	1		12.0	9.0				1
Lateral GAA Diameter (nm)			6.0	6.0		1		1
Footprint drive efficiency - lateral GAA, 3x NWs stacked			2.4	2.8				1
Vertical GAA Lateral Half-pitch (nm)				10.0	6.0	6.0	6.0	
Vertical GAA Diameter (nm)				6.0	5.0	5.0	5.0	
Footprint drive efficiency - vertical GAA, 3x NWs stacked				2.8	3.9	3.9	3.9	Toward functional
Defice effective width - [nm]	92.0	90.0	56.5	56.5	56.5	56.5	56.5	iowara junctional
Device lateral half pitch (nm)	21.0	18.0	12.0	10.0	6.0	6.0	6.0	scaling
Device width or diameter (nm)	8.0	6.0	6.0	6.0	5.0	5.0	5.0	

Acronyms used in the table (in order of appearance): FDSOI: Fully-Depleted Silicon-On-Insulator (FDSOI), 28/264A: Lateral Gate-All-Around-Device (GAA), VGAA: Vertical GAA, M3D: Monolithic-3D.



### Outline

- Introduction & Related Work
- Motivation
- Proposed Method
- Experimental Results
- Conclusion

### Introduction of 3D Integration





H3 = H2 > H1













#### Advantages of 3D

- Smaller global timing delay;
- Smaller interconnect power consumptions;
- Higher integration density (smaller form factor)
- Integration of disparate technologies

#### Challenges of 3D:

- Chip yield due to novel fabrication process
- Thermal related issues
- Higher current density threatening reliability of 3D ICs...

### **3D Integration**



- Physical design problems for 3D ICs:
  - Thermal management, Power management, Power delivery, Noise control, Heat dissipation
  - Placement, routing, floorplanning, etc...

D43D Workshop



## **Electromigration Effects**

- High current density
- Mass transportation of metal atoms
- Void & hillock formation
- Interconnect breakdown or short





## **TSV Electromigration**

- Higher current density due to higher power consumptions of multiple tiers
- Thermal cycling
- Discontinuous bonding interface of TSV
- TSV defects
  - Filling voids
  - Misalignment
  - Bonding interface contamination



[T. Frank et al. IRPS, 2011]

TSV breakdown due to EM



## **Related Work**

### TSV EM effect modeling

- Pak et al. evaluated EM impact on TSVs from the layout perspective and provided some guidelines for EM-robust TSV design [ECTC' 2011]
- Chen et al. proposed a TSV EM model based on finite element method to predict failure positions within a single TSV [ICEPT-HDP' 2010]
- Frank et al. explored EM impact on TSV resistance and derived an analytical formula to describe the relationship [IRPS' 2011]

#### 2D interconnect EM effect investigation

- Gonzalez et al. investigated shape effect on electromigration for metal interconnects [Microelectronics and reliability, 1997]
- J. Abella et al. proposed an EM mitigation technique by alternating current flows within signal interconnects [Micro' 08]



## **Our Contributions**

- Investigate TSV EM effects caused by various TSV defects
  - Filling void
  - Misalignment
  - Contamination at bonding interface
- Propose a TSV EM mitigation framework
  - Off-line defective TSV identification
  - Online self-healing circuit



### EM - Mean Time to Failure

#### MTTF calculation

$$MTTF = A \cdot J^{-n} \cdot e^{\frac{Q}{kT}}$$

- A, n: technology and material dependent constant
  J: TSV current density
  k: Boltzman's constant
  T: temperature
- Current density calculation

$$J = \frac{C \cdot V_{dd}}{S} \cdot f \cdot p$$

C: TSV capacitance Vdd: Power supply voltage S: TSV cross-sectional area f: operation frequency p: signal switching activity within TSV



### Motivation

### TSV defects

- filling void
- misalignment
- bonding interface contamination







**Observation**: It shows that when void size exceeds  $3.5\mu m$ , the MTTF value reduces over 50%. As void size increases further, MTTF value falls down quickly.

## EM Occurrence due to Misalignment

### Bonding pad misalignment



### EM Occurrence due to Misalignment

EM effect due to misalignment



**Observation**: As shown in the figure, TSV EM MTTF decreases rapidly as the misalignment error increases.

D43D Workshop

### EM Occurrence due to Contamination

Bonding interface contamination



### EM Occurrence due to Contamination

EM effect due to bonding interface contamination



**Observation:** It shows that TSV EM MTTF reduces quickly with increasing of dust size. When it exceeds  $4.5\mu m$  in our case, MTTF reduces over 50%.



### Outline

- Introduction & Related Work
- Motivation
- Proposed Method
- Experimental Results
- Conclusion

### **Our Proposed Framework**



### Off-line defective TSV identification

- TSV filling void [pre-bonding]
  - Using sensing circuit to detect defective TSVs by capacitance variation [ATS'09]
- Misalignment and bonding interface contamination detection [post-bonding]





## Self-healing Principles

Current direction and data pattern

Original bus state	Data Transmission	Current flow
0	$1, A \rightarrow B$	$A \rightarrow B$
	1, A $\leftarrow$ B	$A \leftarrow B$
	0	
1	$o, A \rightarrow B$	A ← B
	$o, A \leftarrow B$	$A \rightarrow B$
	1	

### Current direction & data pattern

current flow



1. Original TSV state '0';

2. A sends '1' to B. Current flows from A to B to charge TSV signal line;

3. B sends '0' to A. Current flows from A to B to discharge TSV signal line.

Current flows from A to B continuously and causes EM effect.

### Self-healing circuit





### Outline

- Introduction & Related Work
- Motivation
- Proposed Method
- Experimental Results
- Conclusion

## **Experimental Setup**



### **Experimental Strategy**



#### Current direction diff. & current density

• SPECINT



• SPECFP

### MTTF comparisons





### **Overhead estimation**

- Assume 5% defective TSVs, chip size 1.6mm×1.6mm, ST 90nm technology
  - Area overhead: 40858um<sup>2</sup> (less than 2% chip area)
  - Power consumption: 11.8mW

### **Overhead Vs. Protect fraction**





### Conclusions

- TSV defects can incur severe EM effect and threaten reliability of 3D ICs
- Investigate relationship between TSV defects and TSV MTTF due to EM effect
- Propose a framework consists of off-line defective TSV detection and on-line selfhealing circuit to mitigate TSV EM effect









### **Thank you!**

