
CHIP-TO-CHIP COMMUNICATION ON INTERPOSER BASED SYSTEMS

Fabian Hopsch, Andy Heinig

Fraunhofer Institute for
Integrated Circuits
IIS/EAS Dresden

fabian.hopsch@eas.iis.fraunhofer.de



OUTLINE

- Motivation
- Packaging Technology
 - Silicon Interposer
- System Description
 - Fiber-optic backbone
 - HBM Memory
- Summary and Outlook

Motivation


- Very high traffic for communication
- Backbone: fiber optic
- 200G Sample/s sample rate by 6 bits results in much more than 1Tbit/s data rate
- Heterogeneous integration necessary
 - High end ADC/DAC (mostly SiGe)
 - FPGA/DSP newest CMOS technology

Global Mobile Data Traffic Drivers



Motivation



Growing Interface Gap



Packaging Technology

Substrates

- Printed circuit board
 - Various possibilities
 - Limited minimal line width and spacing $\approx 50 \mu\text{m}$
 - Substrate thickness down to $300 \mu\text{m}$
- Interposer
 - High density routing
 - Low height $\approx 100 \mu\text{m}$
 - Whole system or subsystem for reuse





5

Packaging Technology

Silicon Interposer


- Technology Parameters:
 - 4 μm metal width
 - 4 μm metal space
 - 10 μm diameter TSV with 100 μm height
- Up to 8 redistribution layers
- Very short interconnects
- Low shielding area costs
- Fine pitch Copper Pillar or micro-bumps (~50 μm)
- Better process stability compared to organic substrates



Packaging Technology

Silicon Interposer


- Assembly Options: Mixture of SMD, WLCSP or bare-die



Packaging Technology

Silicon Interposer


- System Options
- Modularization
 - Reduce NRE (non-recurring engineering costs)
 - Concentrate complexity where it occurs
 - Optimize modules on package level



System Description Fiber Optic Backbone

Current Systems

- 50GSample/s data rate by 4 bits resolution results in much more than 200Gbit/s
- Usage of high speed SERDES interface with 12.8Gbit/s -> 20 channels
- 20 channels results in total of around 100 pins; area $\approx 4 \text{ mm}^2$
- ADC area in IC around $4 \times 4 \text{ mm}^2$



System Description Fiber Optic Backbone


Future Systems

- 1Tbit/s transfer rate between ADC and FPGA/DSP
 - ADC area in the same region 4*4 mm²
- Current FPGA/DSP solutions use 12Gbit/s interface
- Nearly 100 channels necessary -> 200 IO pins + ~ 400 P/G pins
- SerDes are area constraint (one cell area 200 um by 800 um -> 16mm²)
- Drawbacks
 - IP cost in SiGe technology
 - Noise from SerDes to ADC
 - CMOS technology better suited for SerDes

System Description Fiber Optic Backbone

Principal Built-up

- Usage of standard interfaces necessary on the FPGA/DSP
- Idea: easy interface between the ADC to a new communication chip
- 2 Options for built-up
 - Only ADC and communication chip on interposer – smaller interposer, worse interconnects on the PCB
 - All chips on interposer – very large interposer, shorter and better interconnects




System Description Fiber Optic Backbone

Principal Built-up

- ADC in SiGe
 - Wide channel IO
- Communication ASIC
 - In CMOS
 - With same wide channel IOs
 - Standard SerDes
- Communication Channels
 - ADC<->COMM ASIC
 - COMM ASIC<->FPGA

Option 1




Gbit/s	Number of channels	Number of differential signals	Number of IOs	IO area 40/50um pitch
0.5	2000	2000	2600	5,2mm ²
1	1000	1000	1400	2,8mm ²
3	333	333	500	1,1mm ² - > 4mm ² (100um pitch)

12

System Description

Status

- Communication Chip manufactured in GlobalFoundries 28nm SLP technology
 - Copper Pillars with 100 um pitch
 - RX and TX SerDes
 - Wide channel IOs





13

System Description

Status


- Interposer in Fraunhofer technology
 - Currently in production



14

System Description HBM System Introduction

High Bandwidth Memory Gen 2



8Gb based	9mKGSD			5mKGSD			3mKGSD		
Density/Cube (GB)	8GB			4GB			2GB		
IO	1024			1024			1024		
Speed/pin (Gbps)	1.0	1.6	2.0	1.0	1.6	2.0	1.0	1.6	2.0
Bandwidth (GB/s)	128	204	256	128	204	256	128	204	256
Usage	HPC, Server			HPC, Server, Graphics, Network			Graphics, Cache		
Config. / system	8 / 6 / 4 Cube			4 / 2 / 1 Cube			2 / 1 Cube		


Sk Hynix

15

System Description HBM System

Introduction

- HBM Structure




[1] D.U Lee, SK hynix, ISSCC 2014

System Description HBM System


System Build-Up

- HBM and ASIC assembled on silicon Interposer
- Bottom side of interposer ready for assembly on PCB



System Description HBM System Interposer



- Technical demonstrator
 - Interposer Routing
 - Speed performance Interposer
- Components
 - ASIC
 - 4x HBM
 - Additional passive are possible
- Interposer Data
 - 37x28 mm
 - 3 metal layers top
 - 1 metal layer bottom (landing for bumps)



System Description HBM System

Interposer


- High Bandwidth



System Description HBM System

Interposer Routing

- HBM Fanout Routing
 - Using 3 layers (W/S 4um)
 - One active area between P/G lines includes 48 balls
 - 13 top layer (same as HBM Bump Landing), 17 second layer, 19 on third layer; space for P&G connection between HBM and ASIC



Summary and Outlook

- Concept for 200GSample/s data rate by 6 bits resolution ADC 1Tbit/s
- Concept for dedicated communication ASIC between the ADC and FPGAs
- Communication between the ADC and the communication chip uses interfaces with slower data rate – reduced design cost, reduced area
- Communication between communication chip and FPGAs with standardized SERDES without calibration
- System with two communications ASICs on silicon interposer and two FPGAs on PCB
 - currently in production; testing to start after summer
- HBM Gen2
 - System with four HBM Dies and an ASIC
 - Design phase finished; production to start