



# D43D WORKSHOP

## 2-3 July, 2018, Minatec, Grenoble

*10th Workshop on Design for 3D Silicon Integration*

Day 1, Monday, July 2nd, 2018		
13:00 - 14:30	<b>WELCOME LUNCH</b>	
14:30 - 14:35	<b>Opening Session</b>	<b>Pascal Vivet,</b> CEA-LETI, France
<b>Session 1</b>	<b>Advanced 3D Image Sensors with Smart Features</b>	
	Chair: Gilles Sicard, CEA-LETI, France	
14:35 - 15:00	<b>Direct Time-of-Flight (dTOF) imaging for depth sensing applications</b>	<b>Augusto Ronchini Ximenes,</b> TU Delft, Netherlands
15:00 - 15:30	<b>3D Architecture of a Fast Digital Burst Video Sensor</b>	<b>Wilfried Uhring,</b> Univ. Strasbourg, France
15:30 - 16:00	<b>RETINE: a 3D stacked in-focal-plane vision chip for monitoring applications</b>	<b>Laurent Millet,</b> CEA-LETI, France
16:00 - 16:30	<b>COFFEE BREAK</b>	
<b>Session 2</b>	<b>3D Integration Challenges for Photonics communication</b>	
	Chair : Alexis Farcy, STMicroelectronics, France	
16:30 - 16:50	<b>System-level Optimizations for 2.5D-integrated Chips with Silicon-Photonic Links</b>	<b>Ayse Coskun,</b> Univ. of Boston, USA
16:50 - 17:10	<b>Toward a Top-Down Synthesis Methodology for 3D-Stacked Wavelength-Routed Optical NoCs</b>	<b>Davide Bertozzi,</b> Univ. of Ferrara, Italy
17:10 - 17:30	<b>Laser Group Control for Efficient Thermal-Aware Calibration of Nanophotonic Interconnects</b>	<b>Ian O'Connor,</b> INL, France
17:30 - 17:50	<b>Face-to-face integration of an electro-optical link with CMOS drivers and thermal control</b>	<b>Yvain Thonnart,</b> CEA-LETI, France

**Day 2, Tuesday, July 3rd, 2018**

8:30 - 9:00	<b>WELCOME COFFEE</b>	
<b>Session 3</b>	<b>3D Systems for Machine Learning and Memory architecture</b>	
	<i>Chair : Subhasish Mitra, Stanford Univ., USA</i>	
9:00 - 9:30	<b>3D Systems for Machine Learning</b>	<b>Paul Franzon,</b> Univ. of North Carolina, USA
9:30 - 10:00	<b>NTX: A Scalable Near-Memory Architecture for Training Deep Neural Networks on Large In-Memory Datasets</b>	<b>Luca Benini,</b> Univ. Bologna, Italy and ETH Zurich, Switzerland
10:00 - 10:30	<b>Challenges of 3D DRAM Memories</b>	<b>Christian Weis,</b> Univ. of Kaiserslautern, Germany
10:30 - 11:00	<b>COFFEE BREAK</b>	
<b>Session 4</b>	<b>3D Technology : Keynotes and Panel</b>	
	<i>Chair : Severine Cheramy, CEA-LETI, Grenoble, France</i>	
11:00 - 11:45	<b>3D scalability from high performance to ultra low power</b>	<b>Marcel Wieland,</b> Global Foundry, Germany
11:45 - 12:15	<b>3D Memory : trends and obstacles</b>	<b>Anton Korzh,</b> Micron, USA
12:15 - 13:00	<b>Panel</b> <b>"3D Technology : which road for which disruptive architectures ?"</b>	panelists : - <b>Subhasish Mitra</b> , Univ. Stanford, USA - <b>Paul Franzon</b> , NCSU, USA - <b>Marcel Wieland</b> , Global Foundry, Germany, - <b>Francois Jacquet</b> , KALRAY, France, - <b>Denis Dutoit</b> , CEA-LETI, France
13:00 - 14:30	<b>LUNCH BREAK</b>	
<b>Session 5</b>	<b>Monolithic 3D and advanced signalling</b>	
	<i>Chair: Laurent Le-Pailleur, STMicroelectronics, France</i>	
14:30 - 15:00	<b>3D sequential integration : review of opportunities and technology updates</b>	<b>Perrine Batude,</b> CEA-Leti, France
15:00 - 15:30	<b>3D sequential integration : overview of 65 nm on 28 nm FDSOI MPW architecture and design contributions</b>	<b>Sébastien Thuriès,</b> CEA-LETI, France
15:30 - 16:00	<b>Wireline Communication in 2.5-D and 3-D ICs</b>	<b>Przemyslaw Mroszczyk,</b> Univ. Manchester, UK
16:00 - 16:30	<b>COFFEE BREAK</b>	
<b>Session 6</b>	<b>3D Advanced Packaging and CAD tools</b>	
	<i>Chair : Pascal Vivet, CEA-LETI, France</i>	
16:30 - 16:55	<b>Solutions for high density advanced package design and verification</b>	<b>Pascal Leclaire,</b> Mentor Graphics, France
16:55 - 17:20	<b>From 2.5D to 3D layout design environment: Status and future challenges for advanced 3D packaging</b>	<b>Thomas Brandtner,</b> INFINEON, Austria
17:20 - 17:45	<b>CAD Flow methodologies for 3D Hybrid sub-systems</b>	<b>Lise Doyen,</b> STMicroelectronics, France