

3D Architectures

Paul Franzon

Cirrus Logic Distinguished Professor
Department of Electrical and Computer Engineering
NC State University
919.515.7351, paulf@ncsu.edu

Technology

> Fine pitch packaging

- ◆ 0.5 um W/S interposers
- ◆ 10 um “bumps” or
- ◆ FOP to support 10 um IO

> Monolithic CMOS

> Heterogeneous monolithic

Applications Enabled

> Small high pin-count chips interconnected via an interposer

- ◆ Chiplets
- ◆ AI
- ◆ Computing

> Improved PPA

> Novel functionalities

- ◆ E.g. Analog computing

Barriers to research

1. Cost effective technology access

- Wafer access for experiments is almost impossible
 - Possible solution? Wafer reconstitution from MPW
 - Even harder in advanced nodes
- Cost of interposers for prototyping and production
 - Now over \$300k, needs to be under \$100k
 - Supply chain issue
- Without technology access, we end up with overly-optimistic paper designs

2. Stability of devices made with novel materials

- e.g. Hysterisis in analog “weight” programmable resistor