

## 3D SEQUENTIAL INTEGRATION : OVERVIEW OF 65 NM ON 28 NM FDSOI MPW ARCHITECTURE AND DESIGN CONTRIBUTIONS


Sébastien THURIES, Olivier Billoint, Adam Makosiej, Pascal Vivet, Edith Beigné, Francois Andrieu, Claire Fenouillet-Beranger, Laurent Brunet, Perrine Batude, Didier Lattard, Mehdi Mouhdach, Sébastien Martinie, Joris Lacord, Gerald Cibrario, Maud Vinet, Fabien Clermidy

[sebastien.thuries@cea.fr](mailto:sebastien.thuries@cea.fr)

D43D Workshop – 2018 July 3<sup>rd</sup>


# 3D TSV IN PRODUCTION TODAY!

## 3D TSV PRODUCTS!




**C2W - Computing : HBM, HMC Memory Cube, passive interposer  
... Coarse grain 3D (2.5D) – TSV & Cu-Pillars – 20-10 µm pitch**

# 3D TSV IN PRODUCTION TODAY!



# 3D TECHNOLOGIES PORTFOLIO



## Pitch Scale

TSV & Cu-Pillar > 10 µm

7µm > D2W > 3 µm  
5 µm > W2W < 1 µm

Nano Scale  
3D contact

3D Sequential ==  
3D Monolithic ==  
CoolCube™ ...  
and 3DSoC in US...


150 nm > 3D Monolithic

# 3D SEQUENTIAL WORLDWIDE



## 3DSoC Program Schedule

Results coming soon



### Phase 1 Outcomes

- Initial 3DSoC process defined
- PDK V0.5 defined
- 3DSoC technology benefits simulated
- First pass DEC fabricated and tested
- Initial 3DSoC EDA tools released

### Phase 2 Outcomes

- 3DSoC process demonstrated
- PDK V1.0 released for design
- 3DSoC benefits demonstrated
- Final DEC design fabricated
- 3DSoC EDA tools released for targeted designs

### Phase 3 Outcomes

- 3DSoC process used for external designs
- Final PDK released for design
- MPW runs successfully yielded
- 3DSoC EDA tools released for general designs


- TA-1: Developing the 3DSoC fabrication process
  - Establish unit processes and flow integration
  - Define the 3DSoC technology PDK
- TA-2: Designing and Implementing the DEC
  - Design 1<sup>st</sup> and 2<sup>nd</sup> pass DEC design
  - Foster use of the DEC to drive development and yield
- TA-3: Developing the 3DSoC EDA design flow
  - Develop EDA tools for 3DSoC compute/memory designs
  - Support tools for advanced 3DSoC designs

Metric	Goal
3DSoC Capability	> 50X 7nm 2D PaP
Hardware Accuracy	< 2% deviation from 3DSoC technology targets
Yield	> 30% for full 3DSoC designs
EDA Tools	Successful use of EDA flow for a > 500M gate/4GB memory design

3D Seq. to challenge scaling

EDA Tools to upgrade

# CEA-LETI 3D CIRCUITS ROADMAP





## AGENDA

**28 nm FDSOI 3D Sequential process**

**PDKit content & evolution**

**Multi Layers SRAM - 1<sup>st</sup> Silicon Testchip (MPW#1)**

**Digital Design Methodologies**

**Architecture & Design Perspectives – 2<sup>nd</sup> Silicon Testchip  
(MPW#2)**

**Conclusion**



## AGENDA

### 28 nm FDSOI 3D Sequential process

PDKit content & evolution


Multi Layers SRAM - 1<sup>st</sup> Silicon Testchip (MPW#1)

Digital Design Methodologies

Architecture & Design Perspectives – 2<sup>nd</sup> Silicon Testchip  
(MPW#2)

Conclusion

## 3D SEQUENTIAL 28 NM FDSOI BASED MPW PROCESS



### Top BEOL M5 to M10 (+AluCap)

28nm pitch processed back to foundry for BEOL finishing



### Top tier (Cold Process):

28nm like density 65nm like Processed at leti

→ Via4 becomes Monolithic Inter-tier Via (MIV)

### Bottom tier:

FDSOI 28nm foundry baseline process

4 metal layers in Copper

without any modification



## AGENDA

28 nm FDSOI 3D Sequential process

### **PDKit content & evolution**

Multi Layers SRAM - 1<sup>st</sup> Silicon Testchip (MPW#1)

Digital Design Methodologies

Architecture & Design Perspectives – 2<sup>nd</sup> Silicon Testchip  
(MPW#2)


Conclusion



# FULL CUSTOM DESIGN FLOW & CAD TOOLS

cadence®

- Parasitic extraction (PEX)
- RC Simulation



Technology


Post-Layout  
Simulation



DRM, Reference manuals

Added on PDKit v2

Layout




Parameterized Cells  
(MOS Pcells)

PDKit v1

Verification  
(3D DRC/LVS)


Mentor  
Graphics®

SYNOPSYS®



Top Devices Library:  
→ N/P FET (VT)  
→ Spice Modeling  
(LETI UTSOI model)

Mentor  
Graphics®




- Design Rules Checking
- Devices & connectivity extraction

# DIGITAL DESIGN FLOW & CAD TOOLS

- Digital flow & CAD tools:

- Synthesis flow: Synopsys DC Compiler
  - LIB & DB files (function/timing):  
→ cell characterization based on spice simulation with layout (PEX)

**synopsys®**




- PnR flow: Cadence Innovus
  - LEF techno: techno and routing information including MIV rules
  - QRC techfile: 3D stacking definition, RC data (generated from ICT file)
  - LEF files: SC layout abstract view

**cadence®**

- Standard cells library:

- Preliminary Design Platform for top level:
  - A set of ~40 standard cells for synthesis and P&R
  - Layout based on 65nm design rules (layout migration)
- Cell on Cell approach:
  - Bottom level: standard 28FD DP from STm
  - Top level: preliminary 28CC DP from Leti – 65 nm footprint



Added on PDKit v2

Next Step : IO Pads  
for MPW#2



## AGENDA

28 nm FDSOI 3D Sequential process

PDKit content & evolution


**Multi Layers SRAM - 1<sup>st</sup> Silicon Testchip (MPW#1)**

Digital Design Methodologies


Architecture & Design Perspectives – 2<sup>nd</sup> Silicon Testchip  
(MPW#2)

Conclusion

## MPW#1 GDS (30 MM<sup>2</sup>) - ZOOM ON 2D & 3D SRAM



Techno. Test Vehicle




- **Scribe 1:** 2D reference 16kb SRAM with 32 word redundancy block (3D design rules used)
- **Scribe 2:** 3D 16kb SRAM with 32 word redundancy block with 33 MIVs :
  - Standard design with single 128x128 SRAM array on top layer
- **Scribe 3:** 3D 16kb SRAM with 32 word redundancy block with single 3D vias
  - Snake path between top and bottom layers to emulate 33 stacked arrays on top of bottom layer

# MULTI TIERS SRAM CONCEPT & ARCHITECTURE

- **Objective** : Multi Tiers embedded Memory → Multiple Array on Periphery



## Partitioning :

- Bottom level: all decoding logic, drivers, I/Os and redundancy
- Top level is a 128x128 SRAM array connected thanks to MIVs
- **Toward NVM Memory Cube**



## 2 TIERS SRAM MPW#1 TAPED OUT

- **Objective:**
  - first tape out at IP level (building block)
- **Partitioning:**
  - Bottom die for IO, periphery & redundancy
  - Top die : bit cell array 128x128.
- **Early Results**
  - $128 \times 128 \times 6T = 98304$  Transistors on top process
  - 2D Area :  $193\mu m \times 478\mu m = 92475\mu m^2$  (same design rules than 3D)
  - 3D Area :  $153\mu m \times 360\mu m = 55421\mu m^2$
  - Done on PDKit v1 → Perf. Power simulation on going with PDKit v2



1. **40% Footprint reduction**
  2. **~100000 Transistors on Top (Cold) Process**



## AGENDA

28 nm FDSOI 3D Sequential process

PDKit content & evolution


Multi Layers SRAM - 1<sup>st</sup> Silicon Testchip (MPW#1)

**Digital Design Methodologies**


Architecture & Design Perspectives – 2<sup>nd</sup> Silicon Testchip  
(MPW#2)

Conclusion

# 3D SEQUENTIAL : DESIGN CHALLENGE




## 3D Packaging



TSV & Cu-Pillar > 10  $\mu\text{m}$

## 3D Design



## Pitch Scale

**HD 3D fine pitch (> 5  $\mu\text{m}$ ) Hybrid Bonding reused Design Methodology**

**Design flow needs to be upgraded for optimal PPAC**

Nano Scale  
3D contact

**150 nm > 3D Monolithic**

**Georgia Tech**



**ARM**





## 3D SEQUENTIAL : DESIGN CHALLENGE

- CEA-Leti has developed a signoff Place and Route methodology to manage 2 or more active layers and insert MIVs automatically like classical vias in EDA vendors Tool (CADENCE Foundation Flow based)
- Confidential activity but can be discussed under NDA agreement

# 3D TECHNOLOGIES THERMAL COMPARISON<sup>[1]</sup>

- **Objective**





- Compare thermal performances of different 3D technologies
  - TSV + µ-bumps
  - Hybrid Bonding
  - Monolithic 3D (CoolCube™)

- **Method**

- Define a Set of Experiments
  - Different technology parameters (#layers, 3D interco pitch, materials, etc)
  - Different power scenario
  - Different thermal dissipation, etc
- Thermal model using SAHARA tool
- + scripting for automation

- **Results**

- Better thermal coupling for Hybrid Bonding & CoolCube
- Reduced hot spot effect
- Strong sensitivity to interconnect density, adn die thickness





## AGENDA

28 nm FDSOI 3D Sequential process

PDKit content & evolution





Multi Layers SRAM - 1<sup>st</sup> Silicon Testchip (MPW#1)

Digital Design Methodologies

**Architecture & Design Perspectives – 2<sup>nd</sup> Silicon Testchip  
(MPW#2)**

Conclusion

## 2<sup>ND</sup> SILICON TESTCHIP (MPW#2) – 32 BITS RISCV SOC TARGET



**Silicon Demo.  
at SoC level  
complexity**



## AGENDA

28 nm FDSOI 3D Sequential process

PDKit content & evolution


Multi Layers SRAM - 1<sup>st</sup> Silicon Testchip (MPW#1)

Digital Design Methodologies





Architecture & Design Perspectives – 2<sup>nd</sup> Silicon Testchip  
(MPW#2)

**Conclusion**

# CONCLUSION & PERSPECTIVES



Thank you for your  
attention



## 3D SEQUENTIAL INTEGRATION : OVERVIEW OF 65 NM ON 28 NM FDSOI MPW ARCHITECTURE AND DESIGN CONTRIBUTIONS

Sébastien THURIES, Olivier Billoint, Adam Makosiej, Pascal Vivet, Edith Beigné, Francois Andrieu, Claire Fenouillet-Beranger, Laurent Brunet, Perrine Batude, Didier Lattard, Mehdi Mouhdach, Sébastien Martinie, Joris Lacord, Gerald Cibrario, Maud Vinet, Fabien Clermidy

[sebastien.thuries@cea.fr](mailto:sebastien.thuries@cea.fr)

D43D Workshop – 2018 July 3<sup>rd</sup>