Education
|
Ph. D. in Electronics, Electrotechnics, Automatism and Signal Processing | ||
|
Specialization in Micro and Nano Electronics, University of Grenoble (2012), France |
|
Title: " Innovative ASIC design and Process Design Kit development for Hybride CMOS / Magnetic Technology" |
|
|
|
| |
|
Abstract: For several years many non-volatile technologies have been appearing and taking place mainly in the memory world, aiming at replacing all kind of memory. Their assets let thinking that some of them, specially the MRAM technologies, could improve the integrated circuit performances, using their so called magnetic components in the logic, in particular the magnetic tunnel junctions. To evaluate the potential benefits, it is necessary to be able to design such a circuit. That is the reason why we are proposing a full design kit for both full custom and digital designs, allowing all the design steps. Part of this kit has been used by partners in research project to design demonstrators. We also propose in this kit an innovative ultra-compact magnetic latch, for which 2 patents have been deposited, integrated in a flip-flop. Finally, we present the integration of magnetic components for two applications, security and low power, as well as a case study which shows that the static consumption reduction can be huge. |
| |
|
|
| |
|
|
| |
|
|
| |
|
Master Degree ASIC Design, Joseph Fourier University (2005), Grenoble, France |
| |
|
|
| |
|
Title: "Digital and Analog Integrated Circuit Design" |
| |