You are here : Home > Thin hybrid pixel assembly with backside compensation layer on ROIC


Thin hybrid pixel assembly with backside compensation layer on ROIC

Published on 29 March 2018
Thin hybrid pixel assembly with backside compensation layer on ROIC
Bates R., Buttar C., McMullen T., Cunningham L., Ashby J., Doherty F., Gray C., Pares G., Vignoud L., Kholti B., Vahanen S.
Source-TitleJournal of Instrumentation
Experimental Particle Physics Group, SUPA School of Physics and Astronomy, University of Glasgow, Glasgow, United Kingdom, CEA Leti, MINATEC, 17 rue des Martyrs, Grenoble, France, Advacam Oy, Tietotie 3, Espoo, Finland
The entire ATLAS inner tracking system will be replaced for operation at the HL-LHC . This will include a significantly larger pixel detector of approximately 15 m2. For this project, it is critical to reduce the mass of the hybrid pixel modules and this requires thinning both the sensor and readout chips to about 150 micrometres each. The thinning of the silicon chips leads to low bump yield for SnAg bumps due to bad co-planarity of the two chips at the solder reflow stage creating dead zones within the pixel array. In the case of the ATLAS FEI4 pixel readout chip thinned to 100 micrometres, the chip is concave, with the front side in compression, with a bow of +100 micrometres at room temperature which varies to a bow of -175 micrometres at the SnAg solder reflow temperature, caused by the CTE mismatch between the materials in the CMOS stack and the silicon substrate. A new wafer level process to address the issue of low bump yield be controlling the chip bow has been developed. A back-side dielectric and metal stack of SiN and Al:Si has been deposited on the readout chip wafer to dynamically compensate the stress of the front side stack. In keeping with a 3D process the materials used are compatible with Through Silicon Via (TSV) technology with a TSV last approach which is under development for this chip. It is demonstrated that the amplitude of the correction can be manipulated by the deposition conditions and thickness of the SiN/Al:Si stack. The bow magnitude over the temperature range for the best sample to date is reduced by almost a factor of 4 and the sign of the bow (shape of the die) remains constant. Further development of the backside deposition conditions is on-going with the target of close to zero bow at the solder reflow temperature and a minimal bow magnitude throughout the temperature range. Assemblies produced from FEI4 readout wafers thinned to 100 micrometres with the backside compensation layer have been made for the first time and demonstrate bond yields close to 100%. © 2017 IOP Publishing Ltd and Sissa Medialab srl.
Front-end electronics for detector readout, Hybrid detectors, Solid state detectors
Deposition, Electronics packaging, Integrated circuit manufacture, Lead-free solders, Pixels, Readout systems, Semiconductor detectors, Silicon, Silicon nitride, Silicon wafers, Soldering, Deposition conditions, Detector readout, Hybrid detectors, Inner tracking system, Silicon substrates, Solid state detectors, Through-silicon via (TSV) technologies, Wafer level process, Three dimensional integrated circuits

Go back to list