To access all features of this site, you must enable Javascript. Here are the instructions for enabling Javascript in your web browser.
innovation for industry
Event
From 9/7/2026 to 9/10/2026 Palma de Mallorca, Spain
CEA-Leti will be represented at ESSERC with five scientific papers and presentations in the workshops and tutorials.
MAJOR SCIENTIFIC RESULTS
Tuesday September 08, 202611:00 am - 1:00 pmSala MAGNA
Fabien RozeSylvain BarraudJean-Michel PediniVincent LarreyFrank FournelJean-Michel HartmannKarine Abadie
Fabrication of Hybrid Channel CFET Stack by Innovative Wafer-to-Wafer Bonding and Nanosheet Patterning
Tuesday September 08, 20262:00 pm - 4:10 pmSala GRANADOS I
Ahmed MachmachChristoforos TheodorouSébastien PlaceThomas NassietFrederic LalanneChristian Gardin
Nmos SOI Source Follower Floating Body Effects Mitigation and Pixel Level Induced Noise Modeling in 3D Sequentially Integrated BSI CIS
Thursday September 10, 2026 10:40 am - 1:00 pmSala TURINA
Joaquin A. CornejoFilipe PougetAmelie PoullotRaphael GrasDominique BousquetNicolas LebouleuxTarun Chawla
BumbleBee: A 3 mW Fused-Kernel Flash Attention Edge AI Co-Processor in 18 nm FD-SOI CMOS
Thursday September 10, 2026 10:40 am - 1:00 pmSala MAGNA
Yann BeilliardLanig Le MeurSimone D’AgostinoLiam HosierSimon MartinCarine JahanFrançois AndrieuElisa Vianello
Statistical Study of HZO-Based Ferroelectric Capacitive Memories Integrated in 22 nm FDSOI BEOL
Thursday September 10, 2026 10:40 am - 1:00 pmSala ALBENIZ
Justin PabotYasser MoursyMaxime LecomteRomain WacquezGaël Pillonnet
On-Chip SCC Topologies for Security Enabling 50% Power Reduction and 114× Attack Traces
TUTORIALS & WORKSHOPS
Elisa Vianello
Tutorial speaker T1
In-Memory Computing for Trustworthy Edge AI: From Bayesian Methods to On-Chip Learning
Gaël Pillonnet
Tutorial chair T5b
Power Management Techniques for Low-Power Edge and IoT Devices
Lina KaduraCEA-Liten
Workshop speaker W1
Printed Low Voltage OTFT Technology for Neuromorphic Circuits
Dominique Noguet
Workshop co-chair W2
Joint Workshop FAMES Pilot Line -SiNANO Institute: FDSOI Pilot Line Insights and Perspectives
Thierry Poiroux
Workshop speaker W2
Next Generations of FD-SOI Technology for Low-Power and RF Applications
Gabriel Parès
FAMES Achievements for Embedded Non-Volatile Memories in Europe
Alexandre Reinhardt
Solidly Mounted Lithium Niobate Bulk Acoustic Wave Filters for the FR3 Range
Daphnée Bosch
Advancing 3D Sequential Integration: Process Innovations and Future Applications
Emmanuel Ollier
The Rise of Heterogeneous Integration and 3D Architectures as Key Enablers in the AI Era
Dominique Morche
Workshop speaker W8
Multi-Antenna Transceivers Exploiting Spatial Processing
Meet FAMES at ESSERC 2026 in Mallorca
On 7 September 2026, FAMES and the SiNANO Institute will host a dedicated half-day workshop entitled: “FDSOI Pilot Line Insights and Perspective” This session will be the first opportunity to present in-depth technical results from the FAMES Pilot Line on the development of 10 nm and 7 nm FD-SOI technologies.
A dedicated workshop by FAMES & SiNANO Institute
More information on ESSERC’s website
From 09/07/2026 to 09/10/2026 | Palma de Mallorca, Spain
Website
Contact: François Andrieu with any questions.
Top page
Head of memory lab, CEA-Leti
Event | Agenda | Grenoble, France
CEA-Leti is proud to co-organize the first edition of Open Innovation Materials & Manufacturing Europe (OIM² Europe), a new European forum designed to bridge the gap between cutting-edge research and industrial innovation in advanced materials, nanotechnologies, and sustainable manufacturing.
Event | San Francisco, CA
Co-organized by CEA-Leti and Soitec, the event invites you to step inside their lab-to-fab pipeline and discover the next advances in semiconductors, embedded AI, sequential 3D, FeRAM memory.
Event | Grenoble Scientific Polygon, France
Europe has the expertise and skills to promote a more responsible digital sector (frugality, regulation, ethics) that creates high-quality jobs. However, mastery of data is just as crucial as mastery of materials and energy when it comes to the operability and sustainability of disruptive digital components and integrated circuits. More sustainable integrated hardware and software solutions will be discussed at the END* symposium in the field of Information & Communication Technologies (ICT)
Event | San Francisco, USA
CEA-Leti will highlight its most recent research advances in quantum, 3D sequential, memory, RF, capacitors at December IEDM.
Event | Couvent des Jacobins, Rennes, France
Discover CEA-Leti’s latest technological innovations in cybersecurityCEA-Leti invites you to explore its latest demonstrator and attend five exclusive talks during the event.
CEA is a French government-funded technological research organisation in four main areas: low-carbon energies, defense and security, information technologies and health technologies. A prominent player in the European Research Area, it is involved in setting up collaborative projects with many partners around the world.