You are here : Home > PsD-DRT-21-0049



Published on 7 December 2023
Research FieldNew computing paradigms, circuits and technologies, incl. quantum

Domaine-SArtificial intelligence & Data intelligence

ThemeTechnological challenges

Theme-STechnological challenges

New computing paradigms, circuits and technologies, incl. quantum Technological challenges Artificial intelligence & Data intelligence Technological challenges DRT DCOS S3C LDQC Grenoble
Digital circuit design for In-Memory Computing in advanced Resistive-RAM NVM technology
For integrated circuits to be able to leverage the future “data deluge” coming from the cloud and cyber-physical systems, the historical scaling of Complementary-Metal-Oxide-Semiconductor (CMOS) devices is no longer the corner stone. At system-level, computing performance is now strongly power-limited and the main part of this power budget is consumed by data transfers between logic and memory circuit blocks in widespread Von-Neumann design architectures. An emerging computing paradigm solution overcoming this “memory wall” consists in processing the information in-situ, owing to In-Memory-Computing (IMC). CEA-Leti launched a project on this topic, leveraging three key enabling technologies, under development at CEA-Leti: non-volatile resistive memory (RRAM), new energy-efficient nanowire transistors and 3D-monolithic integration [ArXiv 2012.00061]. A 3D In-Memory-Computing accelerator circuit will be designed, manufactured and measured, targeting a 20x reduction in (Energy x Delay) Product vs. Von-Neumann systems.
Département Composants Silicium (LETI) Service des Composants pour le Calcul et la Connectivité Laboratoire Dispositifs Quantiques et Connectivité
ANDRIEU Francois CEA DRT/DCOS//LICL 17 rue des Martyrs 38054 GRENOBLE Cedex 9 FRANCE 06 02 13 19 56
Start date1/2/2021

Retour à la liste