PsD-DRT-22-0111
Research Field | Emerging materials and processes for nanotechnologies and microelectronics
|
Domaine-S | Materials and applications
|
Theme | Technological challenges
|
Theme-S | Engineering sciences
|
Domaine | Emerging materials and processes for nanotechnologies and microelectronics
Technological challenges
Materials and applications
Engineering sciences
DRT
DCOS
SITEC
LIFT
Grenoble
|
Title | Development of large area substrates for power electronics
|
Abstract | Improving the performance of power electronics components is a major challenge for reducing our energy consumption. Diamond appears as the ultimate candidate for power electronics. However, the small dimensions and the price of the substrates are obstacles to the use of this material. The main objective of the work is to overcome these two difficulties by slicing the samples into thin layers by SmartCut™ and by tiling these thin layers to obtain substrates compatible with microelectronics.
For this, various experiments will be carried out in a clean room. Firstly, the SmartCut™ process must be made more reliable. Characterizations such as optical microscopy, AFM, SEM, Raman, XPS, electrical, etc. will be carried out in order to better understand the mechanisms involved in this process.
The candidate might be required to work on other wide-gap materials studied in the laboratory such as GaN and SiC, which will allow him to have a broader view of substrates for power electronics.
|
Location | Département Composants Silicium (LETI)
Service Intégrations et Technologies pour les conversions d'énergies
Laboratoire Intégration et Transfert de Film
|
Pcontact | LE VAN-JODIN
Lucie
CEA
DRT/DCOS//LIFT
17 rue des martyrs 38054 grenoble cedex
0438781187
|
Start date | 1/5/2022 |
Contact person | lucie.levan-jodin@cea.fr
|